Current Proceedings on Technology

Current Proceedings on Technology

Virtual verification panel as a tool in logic circuits design education

Yazarlar: Peter Pistek, Tomas Palaj, Roman Marcincin, Juraj Strba

Cilt 1 , Sayı - , 2012 , Sayfalar -

Konular:-

Anahtar Kelimeler:Virtual panel,Logic circuit,Verification,Online tests, 

Özet:   We present a novel method for teaching courses about logic circuits. Attracting students’ interest is an issue that is being addressed in all courses. In general, students are more interested in doing practical exercises then learning theory and calculating or designing things on a piece of paper. In courses devoted to logic circuits design it is especially important that the students have the possibility to verify their designs and to experiment with various variations. Using universal virtual verification panel, the lessons can be more understandable. Our solution has limitation for logic gates as formerly had physical verification panels but also many other features which can be used during education, the newest feature is support of students online testing and support of remote explain of topic with possibility of students’ interaction. Experimental results show, that 90.2% of students think that our solution is better than the old one used in the course. Based on the students’ objections we improved our solution and now it has better functionality and it is prepare to be used for online testing.


ATIFLAR
Atıf Yapan Eserler
Henüz Atıf Yapılmamıştır

KAYNAK GÖSTER
BibTex
KOPYALA
@article{2012, title={Virtual verification panel as a tool in logic circuits design education}, volume={1}, number={0}, publisher={Current Proceedings on Technology }, author={Peter Pistek, Tomas Palaj, Roman Marcincin, Juraj Strba}, year={2012} }
APA
KOPYALA
Peter Pistek, Tomas Palaj, Roman Marcincin, Juraj Strba. (2012). Virtual verification panel as a tool in logic circuits design education (Vol. 1). Vol. 1. Current Proceedings on Technology .
MLA
KOPYALA
Peter Pistek, Tomas Palaj, Roman Marcincin, Juraj Strba. Virtual Verification Panel as a Tool in Logic Circuits Design Education. no. 0, Current Proceedings on Technology , 2012.